Motorola M68CPU32BUG Manual de usuario Pagina 184

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 196
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 183
USER CUSTOMIZATION
M68CPU32BUG REV 1 C-10
Table C-1. CPU32Bug Customization Area (continued)
Offset Default Value Mnemonic Description
Power On Branch Vectors (PWR_XXX)
$90-95 $60FF0000E056 PWR_TBL1 BRA.L to Initialization Table #1 routine. See INITTBL
below.
$96-9B $60FF0000DEE8 PWR_INI BRA.L to MCU (chip selects) initialization routine:
Exit: D7.L = power up status flags (bits 31-8)
Returns to PWR_TTL (no stack usage!).
$9C-A1 $60FF0000E070 PWR_TBL2 BRA.L to Initialization Table #2 routine. See INITTBL
below.
Exit: D7.L = preserved
$A2-A7 $60FF00000004 PWR_TTL BRA.L to title printing routine:
Returns to PWR_TST (no stack usage!).
Exit: D7.L = preserved
$A8-AD $60FF0000D8AA PWR_TST BRA.L to self-test routine:
Exit: D7.B = error code
D7:31-8 = power up status flags
Returns to PWR_GO (no stack usage!).
$AE-B3 $60FF0000D4B4 PWR_GO BRA.L to CPU32Bug start up routine:
Entry: D7.B = 0 for no self-test errors, else it equals
the error code number (see Appendix B).
D7:31-8 = power up status flags
Never returns.
$B4-B9 all $FF’s BRA.L <reserved>
$BA-BF all $FF’s BRA.L <reserved>
$C0-CF all $FF’s <reserved>
Vista de pagina 183
1 2 ... 179 180 181 182 183 184 185 186 187 188 189 ... 195 196

Comentarios a estos manuales

Sin comentarios