Motorola MPC5200 Manual de usuario Pagina 10

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 80
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 9
MPC5200 Data Sheet, Rev. 4
Electrical and Thermal Characteristics
Freescale Semiconductor10
where N is the number of output pins switching in a group M, C is the capacitance per pin, VDD_IO is the
IO voltage swing, f is the switching frequency and PIOint is the power consumed by the unloaded IO stage.
The total power consumption of the MPC5200 processor must not exceed the value, which would cause
the maximum junction temperature to be exceeded.
Table 6. Power Dissipation
Core Power Supply (VDD_CORE)
SpecID
Mode
SYS_XTAL/XLB/PCI/IPG/CORE (MHz)
Unit Notes33/66/33/33/264 33/132/66/132/396
Typ Typ
Operational 727.5 1080 mW
1
,
2
NOTES:
1
Typical core power is measured at VDD_CORE = 1.5 V, Tj = 25 C
2
Operational power is measured while running an entirely cache-resident program with floating-point
multiplication instructions in parallel with a continuous PCI transaction via BestComm.
D5.1
Doze 600 mW
1
,
3
3
Doze power is measured with the G2_LE core in Doze mode, the system oscillator, System PLL and Core PLL
are active, all other system modules are inactive
D5.2
Nap 225 mW
1
,
4
4
Nap power is measured with the G2_LE core in Nap mode, the stem oscillator, System PLL and Core PLL are
active, all other system modules are inactive
D5.3
Sleep 225 mW
1
,
5
5
Sleep power is measured with the G2_LE core in Sleep mode, the stem oscillator, System PLL and Core PLL
are active, all other system modules are inactive
D5.4
Deep-Sleep 52.5 52.5 mW
1
,
6
6
Deep-Sleep power is measured with the G2_LE core in Sleep mode, the stem oscillator, System PLL, Core PLL
and all other system modules are inactive
D5.5
PLL Power Supplies (SYS_PLL_AVDD, CORE_PLL_AVDD)
Mode Typ Unit Notes
Ty p ic a l 2 mW
7
7
Typical PLL power is measured at SYS_PLL_AVDD = CORE_PLL_AVDD = 1.5 V, Tj = 25 C
D5.6
Unloaded I/O Power Supplies (VDD_IO, VDD_MEM_IO
8
)
8
IO power figures given in the table represent the worst case scenario. For the mem_io rail connected to 2.5V the
IO power is expected to be lower and bounded by the worst case with VDD_MEM_IO connected to 3.3V.
Mode Typ Unit Notes
Ty p ic a l 3 3 mW
9
9
Unloaded typical I/O power is measured in Deep-Sleep mode at VDD_IO = VDD_MEM_IO
SDR
= 3.3 V, Tj = 25 C
D5.7
P
total
P
core
P
analog
P
IO
++=
Vista de pagina 9
1 2 ... 5 6 7 8 9 10 11 12 13 14 15 ... 79 80

Comentarios a estos manuales

Sin comentarios